

## Quick Spec:

Form Factor:

Cable Type:

Reach:

DDM:

TX Wavelength:

Rate Category:

Interface Type:

Connector Type:

Part Number:

QDD-400G-LR8-FL QDD-400G-LR8-EXT-FL QDD-400G-LR8-IND-FL QDD-400G-LR8-FLT QDD-400G-LR8-EXT-FLT QDD-400G-LR8-IND-FLT

QSFP56-DD

1310nm

400GBase

10km

SMF

LR8

Yes

Dual-LC



# Juniper Compatible QDD-400G-LR8-FL Features

- 8 channels full-duplex transceiver modules
- Transmission data rate up to 53Gbps per channel
- 8x53Gbps PAM4 transmitter and PAM4 receiver
- 8 channels LAN-WDM
- 8 wavelengths EML
- 8 channels PIN photo detector
- Internal CDR circuits on both receiver and transmitter channels
- Power consumption <12.5W
- Hot Pluggable QSFP DD form factor and Compliant with CMIS 4.0
- Maximum link length of 10km G.652 SMF with KP-FEC
- Duplex LC receptacles
- Built-in digital diagnostic functions
- 3.3V power supply voltage
- RoHS compliant (lead free)
- Operating Case Temperature

Standard:	0°C to +70 °C
Extended	-5°C to +85 °C
Industrial	-40°C to +85 °C


# Juniper Compatible QDD-400G-LR8-FL Applications

IEEE 802.3bs 400GBASE-LR8



# Juniper Compatible QDD-400G-LR8-FL General Description

The FluxLight QDD-400G-LR8-FL-FL is an Eight-Channel, Pluggable, Parallel, Fiber-Optic QSFP Double Density for 400 Gigabit Ethernet Applications. This transceiver is a high-performance module for 10km multi-lane data communication and interconnection applications. It integrates eight data lanes in each direction with 8x26.5625GBd. Each lane can operate at 53.125Gbps up to 10km using G.652 SMF with KP-FEC. These modules are designed to operate over single mode fiber systems using LAN-WDM 8 wavelengths. The electrical interface uses a 76 contact edge type connector. The optical interface uses duplex LC connector. The Common Management Interface Specification (CMIS) for QSFP DD modules, this module incorporates FluxLight Technologies proven circuit and EML technology to provide reliable long life, high performance, and consistent service.



#### Figure1. Module Block Diagram

## **Absolute Maximum Ratings**

Parameter	Symbol	Min	Max	Unit
Supply Voltage	Vcc	-0.3	3.6	V
Input Voltage	Vin	-0.3	Vcc+0.3	V
Storage Temperature	Tst	-20	85	°C
Case Operating Temperature	Тор	0	70	°C
Humidity(non-condensing)	Rh	5	95	%



# **Recommended Operating Conditions**

Parameter	Symbol	Min	Typical	Max	Unit
Supply Voltage	Vcc	3.13	3.3	3.47	V
Operating Case temperature	Тса	0		70	°C
Data Rate Per Lane	fd		26.5625		GBd
Humidity	Rh	5		85	%
Power Dissipation	Pm			12.5	W

## **Electrical Specifications**

Parameter	Symbol	Min	Typical	Max	Unit
Differential input impedance	Zin	90	100	110	ohm
Differential Output impedance	Zout	90	100	110	ohm
Differential input voltage amplitude	ΔVin			900	mVp-p
Differential output voltage amplitude	ΔVout			900	mVp-p
Skew	Sw			300	ps
Bit Error Rate	BER			2.4E-4	-
Near-end Eye Width at 10^-6 probability(EW6)		0.265			UI
Near-end Eye Height at 10^-6 probability(EH6)		70			mV
Far-end Eye Width at 10^-6 probability(EW6)		0.20			UI
Far-end Eye Height at 10^-6 probability(EH6)		30			mV
Near-end Eye Linearity		0.85			-

Note:

1. BER=2.4E-4; PRBS31Q@26.5625GBd. Pre-FEC

2. Differential input voltage amplitude is measured between TxnP and TxnN.

3. Differential output voltage amplitude is measured between RxnP and RxnN.

### FluxLight, Inc.

Tel: 888-874-7574 |

Т

I



## **Optical Characteristics-Transmitter**

## Table 3 - Optical Characteristics

Parameter	Symbol	Min	Typical	Max	Unit	Notes
	λc0	1272.55	1273.54	1274.54		-
	λc1	1276.89	1277.89	1278.89		
	λc2	1281.25	1282.26	1283.27		
	λc4	1294.53	1295.56	1296.59		
Centre Wavelength	λc5	1299.02	1300.05	1301.09	nm	
	λc6	1303.54	1304.58	1305.63		
	λc7	1308.09	1309.14	1310.19		
Side-mode suppression ratio	SMSR	30	-		dB	-
Average launch power, each lane	Pout	-2.8	-	5.3	dBm	-
Optical Modulation Amplitude (OMAouter), each lane	OMA	0.2		5.7	dBm	-
Differecnt in launch power between two lanes(OMAouter)	OMA			4	dB	
Transmitter and dispersion eye closure(TDEC),each lane	TDEC			3.3	dB	
Extinction Ratio	ER	3.5	-	-	dB	-
Average launch power of OFF transmitter, each lane				-30	dB	-

FluxLight, Inc.

Т



# **Optical Characteristics-Receiver**

Symbol	Min	Typical	Max	Unit	Notes
λс0	1272.55	1273.54	1274.54		-
λc1	1276.89	1277.89	1278.89	-	
λc2	1281.25	1282.26	1283.27		
λc3	1285.65	1286.66	1287.68	_ 11111	
λc4	1294.53	1295.56	1296.59	-	
λc5	1299.02	1300.05	1301.09	-	
λc6	1303.54	1304.58	1305.63	-	
λc7	1308.09	1309.14	1310.19	-	
RXsen			-7.1	dBm	1
SRS			-4.7	dBm	1
Pin	-9.1		5.3	dBm	-
			-26	dB	-
	-11			dBm	-
			-9	dBm	-
	0.5			dB	-
	λc0 λc1 λc2 λc3 λc4 λc5 λc6 λc7 RXsen SRS	λc0 1272.55   λc1 1276.89   λc2 1281.25   λc3 1285.65   λc4 1294.53   λc5 1299.02   λc6 1303.54   λc7 1308.09   RXsen -9.1   Pin -9.1   -11 -11	λc01272.551273.54λc11276.891277.89λc21281.251282.26λc31285.651286.66λc41294.531295.56λc51299.021300.05λc61303.541304.58λc71308.091309.14RXsenSRSPin-9.111	$\lambda c0$ 1272.551273.541274.54 $\lambda c1$ 1276.891277.891278.89 $\lambda c2$ 1281.251282.261283.27 $\lambda c3$ 1285.651286.661287.68 $\lambda c4$ 1294.531295.561296.59 $\lambda c5$ 1299.021300.051301.09 $\lambda c6$ 1303.541309.141310.19 $\lambda c7$ 1308.091309.141310.19RXsen-7.1-7.1SRS-9.15.3-11-9.9-9	$\lambda c0$ 1272.551273.541274.54 $\lambda c1$ 1276.891277.891278.89 $\lambda c2$ 1281.251282.261283.27 $\lambda c3$ 1285.651286.661287.68 $\lambda c4$ 1294.531295.561296.59 $\lambda c5$ 1299.021300.051301.09 $\lambda c6$ 1303.541304.581305.63 $\lambda c7$ 1308.091309.141310.19RXsen $RXsen$ $Pin$ -9.15.3dBm $Pin$ $-11$ $Pin$

#### Note:

1. Measured with conformance test signal at TP3 for BER = 2.4E-4 Pre-FEC

### FluxLight, Inc.

Tel: 888-874-7574

T

Т



# **Pin Description**

Pad	Logic	Symbol	Description	Plug Sequence <sup>4</sup>	Notes
1		GND	Ground	1B	1
2	CML-I	Tx2n	Transmitter Inverted Data Input	3B	
3	CML-I	Tx2p	Transmitter Non-Inverted Data Input	3B	-
4		GND	Ground	1B	1
5	CML-I	Tx4n	Transmitter Inverted Data Input	3B	
6	CML-I	Tx4p	Transmitter Non-Inverted Data Input	3B	
7		GND	Ground	1B	1
8	LVTTL-I	ModSelL	Module Select	3B	
9	LVTTL-I	ResetL	Module Reset	3B	
10		VccRx	+3.3V Power Supply Receiver	2B	2
11	LVCMOS- I/O	SCL	2-wire serial interface clock	3B	
12	LVCMOS- I/O	SDA	2-wire serial interface data	3B	
13		GND	Ground	1B	1
14	CML-O	Rx3p	Receiver Non-Inverted Data Output	3B	
15	CML-O	Rx3n	Receiver Inverted Data Output	3B	
16		GND	Ground	1B	1
17	CML-O	Rx1p	Receiver Non-Inverted Data Output	3B	
18	CML-O	Rx1n	Receiver Inverted Data Output	3B	
19		GND	Ground	1B	1
20		GND	Ground	1B	1
21	CML-0	Rx2n	Receiver Inverted Data Output	3B	
22	CML-O	Rx2p	Receiver Non-Inverted Data Output	3B	
23		GND	Ground	1B	1
24	CML-O	Rx4n	Receiver Inverted Data Output	3B	
25	CML-0	Rx4p	Receiver Non-Inverted Data Output	3B	
26		GND	Ground	1B	1
27	LVTTL-O	ModPrsL	Module Present	3B	
28	LVTTL-0	IntL	Interrupt	3B	
29		VccTx	+3.3V Power supply transmitter	2B	2
30		Vcc1	+3.3V Power supply	2B	2
31	LVTTL-I	LPMode	Low Power mode;	3B	
32		GND	Ground	1B	1
33	CML-I	ТхЗр	Transmitter Non-Inverted Data Input	3B	
34	CML-I	Tx3n	Transmitter Inverted Data Input	3B	
35		GND	Ground	1B	1
36	CML-I	Tx1p	Transmitter Non-Inverted Data Input	3B	
37	CML-I	Tx1n	Transmitter Inverted Data Input	3B	
38		GND	Ground	1B	1

Table 1- Pad Function Definition

#### FluxLight, Inc.

Tel: 888-874-7574 |


Т

Т



Pad	Logic	Symbol	Plug Sequence <sup>4</sup>	Notes	
39		GND	Ground	1A	1
40	CML-I	Tx6n	Transmitter Inverted Data Input	3A	
41	CML-I	Tx6p	Transmitter Non-Inverted Data Input	3A	
42		GND	Ground	1A	1
43	CML-I	Tx8n	Transmitter Inverted Data Input	3A	
44	CML-I	Tx8p	Transmitter Non-Inverted Data Input	3A	
45		GND	Ground	1A	1
46	8	Reserved	For future use	3A	3
47		VS1	Module Vendor Specific 1	3A	3
48		VccRx1	3.3V Power Supply	2A	2
49		VS2	Module Vendor Specific 2	3A	3
50		VS3	Module Vendor Specific 3	3A	3
51		GND	Ground	1A	1
52	CML-0	Rx7p	Receiver Non-Inverted Data Output	3A	· + ·
53	CML-0	Rx7n	Receiver Inverted Data Output	3A	
54	CHL-0			40.002	1
55	CML-0	GND	Ground Receiver Non-Inverted Data Output	1A 3A	1
		Rx5p	Receiver Non-Inverted Data Output		
56	CML-0	Rx5n	Receiver Inverted Data Output	3A	
57		GND	Ground	1A	1
58		GND	Ground	1A	1
59	CML-O	Rx6n	Receiver Inverted Data Output	3A	
50	CML-0	Rx6p	Receiver Non-Inverted Data Output	3A	
51		GND	Ground	1A	1
52	CML-O	Rx8n	Receiver Inverted Data Output	3A	
53	CML-O	Rx8p	Receiver Non-Inverted Data Output	3A	
54		GND	Ground	1A	1
55		NC	No Connect	3A	3
6		Reserved	For future use	3A	3
57		VccTx1	3.3V Power Supply	2A	2
58		Vcc2	3.3V Power Supply	2A	2
59	LVTTL-I	ePPS	Precision Time Protocol (PTP) reference	3A	3
	0		clock input	0	
70		GND	Ground	1A	1
71	CML-I	Tx7p	Transmitter Non-Inverted Data Input	3A	
72	CML-I	Tx7n	Transmitter Inverted Data Input	3A	a contra
73		GND	Ground	1A	1
74	CML-I	Tx5p	Transmitter Non-Inverted Data Input	3A	
75	CML-I	Tx5n	Transmitter Inverted Data Input	3A	
6		GND	Ground	1A	1
oote comm Note Requin T conn cate Note be t	ential unl ion ground 2: VccRx irements able 7. ected wit d for a m 3: All V cerminated unconnect	ess otherw l plane. c, VccRx1, defined for VccRx, Vcc chin the mo- maximum cur Vendor Spec l with 50 C cted withir	DD module and all module voltages are refer vise noted. Connect these directly to the h Vocl, Voc2, VocTx and VocTxl shall be apple or the host side of the Host Card Edge Conn Rxl, Vocl, Voc2, VocTx and VocTxl may be in odule in any combination. The connector Voc ment of 1000 mA. Sific, Reserved, No Connect and ePPS (if no Whms to ground on the host. Pad 65 (No Corn in the module. Vendor specific and Reserved	nost board s lied concurr nector are 1 internally pins are e pt used) pin nect) shall i pads shall	ignal- ently isted ach s mäy be
rate Note be t left an i Note modu Cont	d for a m 3: All V cerminated unconnec mpedance 4: Plug tle. The s act seque	Maximum cur Vendor Spec l with 50 C sted within to GND that Sequence is ence A will	erent of 1000 mA. Hific, Reserved, No Connect and ePPS (if no Ohms to ground on the host. Pad 65 (No Cor	ot used) pin nect) shall i pads shall 100 pF. connector an c pad locati QSFP-DD pad	s ma be hav d ons) s.





#### Figure2. Electrical Pin-out Details

#### FluxLight, Inc.

Tel: 888-874-7574 | Fax: 866-267-3045 |

Т



# ModSelL Pin

The ModSelL is an input signal that shall be pulled to Vcc in the QSFP56-DD module. When held low by the host, the module responds to 2-wire serial communication commands. The ModSelL allows the use of multiple QSFP56-DD modules on a single 2-wire interface bus. When ModSelL is "High", the module shall not respond to or acknowledge any 2-wire interface communication from the host.

In order to avoid conflicts, the host system shall not attempt 2-wire interface communications within the ModSelL de-assert time after any QSFP56-DD modules are deselected. Similarly, the host must wait at least for the period of the ModSelL assert time before communicating with the newly selected module. The assertion and de-asserting periods of different modules may overlap as long as the above timing requirements are met.

## ResetL Pin

The ResetL signal shall be pulled to Vcc in the module. A low level on the ResetL signal for longer than the minimum pulse length (t\_Reset\_init) initiates a complete module reset, returning all user module settings to their default state.

## LPMode Pin

LPMode is an input signal. The LPMode signal shall be pulled up to Vcc in the QSFP56-DD module. LPMode is used in the control of the module power mode. See CMIS Section 6.3.1.3.

### ModPrsL Pin

ModPrsL shall be pulled up to Vcc Host on the host board and pulled low in the module. The ModPrsL is asserted "Low" when the module is inserted. The ModPrsL is deasserted "High" when the module is physically absent from the host connector due to the pull-up resistor on the host board.

### IntL Pin

IntL is an output signal. The IntL signal is an open collector output and shall be pulled to Vcc Host on the host board. When the IntL signal is asserted Low it indicates a change in module state, a possible module operational fault or a status critical to the host system. The host identifies the source of the interrupt using the 2-wire serial interface. The IntL signal is deasserted "High" after all set interrupt flags are read.

FluxLight, Inc.

Page 9 of 13 Tel: 888-874-7574 | Fax: 866-267-3045 | E-mail: sales@fluxlight.com | www.fluxlight.com Revision 22.03



# **Power Supply Filtering**

The host board should use the power supply filtering shown in Figure 3.




Figure 3. Host Board Power Supply Filtering

#### FluxLight, Inc.

Tel: 888-874-7574

Т



# **Diagnostic Monitoring Interface**

Digital diagnostics monitoring function is available on all FluxLight QSFP DD products. A 2-wire serial interface provides user to contact with module.

# Memory Structure and Mapping

This limits the management memory that can be directly accessed by the host to 256 bytes, which is divided in Lower Memory (addresses 00h through 7Fh) and Upper Memory (addresses 80h through FFh).

A larger addressable management memory is required for all but the most basic modules. This is supported by a structure of 128-byte pages, together with a mechanism for dynamically mapping any of the 128-byte pages from a larger internal management memory space into Upper Memory the host addressable space.

The addressing structure of the additional internal management memory2 is shown in Figure 8-2. The management memory inside the module is arranged as a unique and always host accessible address space of 128 bytes (Lower Memory) and as multiple upper address subspaces of 128 bytes each (Pages), only one of which is selected as host visible in Upper Memory. A second level of Page selection is possible for Pages for which several instances exist (e.g. where a bank of pages with the same Page number exists).

This structure supports a flat 256 byte memory for passive copper modules and permits timely access to addresses in the Lower Memory, e.g. Flags and Monitors. Less time critical entries, e.g. serial ID information and threshold settings, are available with the Page Select function in the Lower Page. For more complex modules which require a larger amount of management memory the host needs to use dynamic mapping of the various Pages into the host addressable Upper Memory address space, whenever needed.

**Note**: The management memory map has been designed largely after the QSFP memory map. This memory map has been changed in order to accommodate 8 electrical lanes and to limit the required memory space. The single address approach is used as found in QSFP. Paging is used in order to enable time critical interactions between host and module.

## Supported Pages

A basic 256 byte subset of the Management Memory Map is mandatory for all CMIS compliant devices. Other parts are only available for paged memory modules, or when advertised by the module. See CMIS V4.0 for details regarding the advertisement of supported management memory spaces.

Support of the Lower Memory and of Page 00h is required for all modules, including passive copper cables. These pages are therefore always implemented. Additional support for Pages 01h, 02h and bank 0 of Pages 10h and 11h is required for all paged memory modules.

Bank 0 of pages 10h-1Fh, provides lane-specific registers for the first 8 lanes, and each additional bank provides support for additional 8 lanes. Note, however, that the allocation of information over the banks may be page specific and may not to be related to grouping data for 8 lanes.

The structure allows address space expansion for certain types of modules by allocating additional Pages. Moreover, additional banks of pages.

### FluxLight, Inc.

Tel: 888-874-7574 | Fax: 866-267-3045 | E-mail: sales@fluxlight.com | www.fluxlight.com Rev







Figure 5. QSFP DD Memory Map

Т



# **Mechanical Dimensions**



### Figure6. Mechanical Specifications

### ESD

This transceiver is specified as ESD threshold 1kV for high speed data pins and 2kV for all other electrical input pins, tested per MIL-STD-883, Method 3015.4 /JESD22- A114-A (HBM). However, normal ESD precautions are still required during the handling of this module. This transceiver is shipped in ESD protective packaging. It should be removed from the packaging and handled only in an ESD protected environment.

### Laser Safety

This is a Class 1 Laser Product according to EN 60825-1:2014. This product complies with 21 CFR 1040.10 and 1040.11 except for deviations pursuant to Laser Notice No. 50, dated (June 24, 2007).

Caution: Use of controls or adjustments or performance of procedures other than those specified herein may result in hazardous radiation exposure.

### Licensing

The following U.S. patents are licensed by Finisar to FluxLight, Inc.: U.S. Patent Nos: 7,184,668, 7,079,775, 6,957,021, 7,058,310, 6,952,531, 7,162,160, 7,050,720