

Quick Spec:

Part Number:	QDD-400G-LR8-S-FL QDD-400G-LR8-S-EXT-FL QDD-400G-LR8-S-IND-FL
Form Factor:	QSFP-DD
TX Wavelength:	1310nm
Reach:	10km
Cable Type:	SMF
Rate Category:	400GBase
Interface Type:	LR8
DDM:	Yes
Connector Type:	Dual-LC



Cisco Compatible QDD-400G-LR8-S Features

- 8 channels full-duplex transceiver modules
- Transmission data rate up to 53Gbps per channel
- 8x53Gbps PAM4 transmitter and PAM4 receiver
- 8 channels LAN-WDM
- 8 wavelengths EML
- 8 channels PIN photo detector
- Internal CDR circuits on both receiver and transmitter channels
- Power consumption <12.5W
- Hot Pluggable QSFP DD form factor and Compliant with CMIS 4.0
- Maximum link length of 10km G.652 SMF with KP-FEC
- Duplex LC receptacles
- Built-in digital diagnostic functions
- 3.3V power supply voltage
- RoHS compliant (lead free)
- Operating Case Temperature
 - Standard: 0°C to +70 °C
 - Extended -5°C to +85 °C
 - Industrial -40°C to +85 °C

Cisco Compatible QDD-400G-LR8-S -FL Applications

- IEEE 802.3bs 400GBASE-LR8

Cisco Compatible QDD-400G-LR8-S -FL General Description

The FluxLight QDD-400G-LR8-S-FL is an Eight-Channel, Pluggable, Parallel, Fiber-Optic QSFP Double Density for 400 Gigabit Ethernet Applications. This transceiver is a high-performance module for 10km multi-lane data communication and interconnection applications. It integrates eight data lanes in each direction with 8x26.5625Gb/s. Each lane can operate at 53.125Gbps up to 10km using G.652 SMF with KP-FEC. These modules are designed to operate over single mode fiber systems using LAN-WDM 8 wavelengths. The electrical interface uses a 76 contact edge type connector. The optical interface uses duplex LC connector. The Common Management Interface Specification (CMIS) for QSFP DD modules, this module incorporates FluxLight Technologies proven circuit and EML technology to provide reliable long life, high performance, and consistent service.




Figure1. Module Block Diagram

Absolute Maximum Ratings

Parameter	Symbol	Min	Max	Unit
Supply Voltage	Vcc	-0.3	3.6	V
Input Voltage	Vin	-0.3	Vcc+0.3	V
Storage Temperature	Tst	-20	85	°C
Case Operating Temperature	Top	0	70	°C
Humidity(non-condensing)	Rh	5	95	%

Recommended Operating Conditions

Parameter	Symbol	Min	Typical	Max	Unit
Supply Voltage	Vcc	3.13	3.3	3.47	V
Operating Case temperature	Tca	0		70	°C
Data Rate Per Lane	fd		26.5625		GBd
Humidity	Rh	5		85	%
Power Dissipation	Pm			12.5	W

Electrical Specifications

Parameter	Symbol	Min	Typical	Max	Unit
Differential input impedance	Zin	90	100	110	ohm
Differential Output impedance	Zout	90	100	110	ohm
Differential input voltage amplitude	ΔV_{in}			900	mVp-p
Differential output voltage amplitude	ΔV_{out}			900	mVp-p
Skew	Sw			300	ps
Bit Error Rate	BER			2.4E-4	-
Near-end Eye Width at 10 ⁻⁶ probability(EW6)		0.265			UI
Near-end Eye Height at 10 ⁻⁶ probability(EH6)		70			mV
Far-end Eye Width at 10 ⁻⁶ probability(EW6)		0.20			UI
Far-end Eye Height at 10 ⁻⁶ probability(EH6)		30			mV
Near-end Eye Linearity		0.85			-

Note:

1. BER=2.4E-4; PRBS31Q@26.5625GBd. Pre-FEC
2. Differential input voltage amplitude is measured between TxnP and TxnN.
3. Differential output voltage amplitude is measured between RxnP and RxnN.

Optical Characteristics-Transmitter

Table 3 - Optical Characteristics

Parameter	Symbol	Min	Typical	Max	Unit	Notes
Centre Wavelength	λ_{c0}	1272.55	1273.54	1274.54	nm	-
	λ_{c1}	1276.89	1277.89	1278.89		-
	λ_{c2}	1281.25	1282.26	1283.27		-
	λ_{c4}	1294.53	1295.56	1296.59		-
	λ_{c5}	1299.02	1300.05	1301.09		-
	λ_{c6}	1303.54	1304.58	1305.63		-
	λ_{c7}	1308.09	1309.14	1310.19		-
Side-mode suppression ratio	SMSR	30	-	--	dB	-
Average launch power, each lane	P _{out}	-2.8	-	5.3	dBm	-
Optical Modulation Amplitude (OMA _{outer}), each lane	OMA	0.2		5.7	dBm	-
Difference in launch power between two lanes(OMA _{outer})	OMA			4	dB	
Transmitter and dispersion eye closure(TDEC),each lane	TDEC			3.3	dB	
Extinction Ratio	ER	3.5	-	-	dB	-
Average launch power of OFF transmitter, each lane				-30	dB	-

Optical Characteristics-Receiver

Parameter	Symbol	Min	Typical	Max	Unit	Notes
Centre Wavelength	$\lambda c0$	1272.55	1273.54	1274.54	nm	-
	$\lambda c1$	1276.89	1277.89	1278.89		-
	$\lambda c2$	1281.25	1282.26	1283.27		-
	$\lambda c3$	1285.65	1286.66	1287.68		-
	$\lambda c4$	1294.53	1295.56	1296.59		-
	$\lambda c5$	1299.02	1300.05	1301.09		-
	$\lambda c6$	1303.54	1304.58	1305.63		-
	$\lambda c7$	1308.09	1309.14	1310.19		-
Receiver Sensitivity in OMA _{outer}	RXsen			-7.1	dBm	1
Stressed Receiver Sensitivity in OMA _{outer}	SRS			-4.7	dBm	1
Average power at receiver, each lane input, each lane	Pin	-9.1		5.3	dBm	-
Receiver Reflectance				-26	dB	-
LOS Assert		-11			dBm	-
LOS De-Assert – OMA				-9	dBm	-
LOS Hysteresis		0.5			dB	-

Note:

1. Measured with conformance test signal at TP3 for BER = 2.4E-4 Pre-FEC

Pin Description

Table 1- Pad Function Definition

Pad	Logic	Symbol	Description	Plug Sequence ⁴	Notes
1		GND	Ground	1B	1
2	CML-I	Tx2n	Transmitter Inverted Data Input	3B	
3	CML-I	Tx2p	Transmitter Non-Inverted Data Input	3B	
4		GND	Ground	1B	1
5	CML-I	Tx4n	Transmitter Inverted Data Input	3B	
6	CML-I	Tx4p	Transmitter Non-Inverted Data Input	3B	
7		GND	Ground	1B	1
8	LVTTL-I	ModSelL	Module Select	3B	
9	LVTTL-I	ResetL	Module Reset	3B	
10		VccRx	+3.3V Power Supply Receiver	2B	2
11	LVCOS-I/O	SCL	2-wire serial interface clock	3B	
12	LVCOS-I/O	SDA	2-wire serial interface data	3B	
13		GND	Ground	1B	1
14	CML-O	Rx3p	Receiver Non-Inverted Data Output	3B	
15	CML-O	Rx3n	Receiver Inverted Data Output	3B	
16		GND	Ground	1B	1
17	CML-O	Rx1p	Receiver Non-Inverted Data Output	3B	
18	CML-O	Rx1n	Receiver Inverted Data Output	3B	
19		GND	Ground	1B	1
20		GND	Ground	1B	1
21	CML-O	Rx2n	Receiver Inverted Data Output	3B	
22	CML-O	Rx2p	Receiver Non-Inverted Data Output	3B	
23		GND	Ground	1B	1
24	CML-O	Rx4n	Receiver Inverted Data Output	3B	
25	CML-O	Rx4p	Receiver Non-Inverted Data Output	3B	
26		GND	Ground	1B	1
27	LVTTL-O	ModPrsL	Module Present	3B	
28	LVTTL-O	IntL	Interrupt	3B	
29		VccTx	+3.3V Power supply transmitter	2B	2
30		Vcc1	+3.3V Power supply	2B	2
31	LVTTL-I	LPMODE	Low Power mode;	3B	
32		GND	Ground	1B	1
33	CML-I	Tx3p	Transmitter Non-Inverted Data Input	3B	
34	CML-I	Tx3n	Transmitter Inverted Data Input	3B	
35		GND	Ground	1B	1
36	CML-I	Tx1p	Transmitter Non-Inverted Data Input	3B	
37	CML-I	Tx1n	Transmitter Inverted Data Input	3B	
38		GND	Ground	1B	1

Pad	Logic	Symbol	Description	Plug Sequence ⁴	Notes
39		GND	Ground	1A	1
40	CML-I	Tx6n	Transmitter Inverted Data Input	3A	
41	CML-I	Tx6p	Transmitter Non-Inverted Data Input	3A	
42		GND	Ground	1A	1
43	CML-I	Tx8n	Transmitter Inverted Data Input	3A	
44	CML-I	Tx8p	Transmitter Non-Inverted Data Input	3A	
45		GND	Ground	1A	1
46		Reserved	For future use	3A	3
47		VS1	Module Vendor Specific 1	3A	3
48		VccRx1	3.3V Power Supply	2A	2
49		VS2	Module Vendor Specific 2	3A	3
50		VS3	Module Vendor Specific 3	3A	3
51		GND	Ground	1A	1
52	CML-O	Rx7p	Receiver Non-Inverted Data Output	3A	
53	CML-O	Rx7n	Receiver Inverted Data Output	3A	
54		GND	Ground	1A	1
55	CML-O	Rx5p	Receiver Non-Inverted Data Output	3A	
56	CML-O	Rx5n	Receiver Inverted Data Output	3A	
57		GND	Ground	1A	1
58		GND	Ground	1A	1
59	CML-O	Rx6n	Receiver Inverted Data Output	3A	
60	CML-O	Rx6p	Receiver Non-Inverted Data Output	3A	
61		GND	Ground	1A	1
62	CML-O	Rx8n	Receiver Inverted Data Output	3A	
63	CML-O	Rx8p	Receiver Non-Inverted Data Output	3A	
64		GND	Ground	1A	1
65		NC	No Connect	3A	3
66		Reserved	For future use	3A	3
67		VccTx1	3.3V Power Supply	2A	2
68		Vcc2	3.3V Power Supply	2A	2
69	LVITL-I	ePPS	Precision Time Protocol (PTP) reference clock input	3A	3
70		GND	Ground	1A	1
71	CML-I	Tx7p	Transmitter Non-Inverted Data Input	3A	
72	CML-I	Tx7n	Transmitter Inverted Data Input	3A	
73		GND	Ground	1A	1
74	CML-I	Tx5p	Transmitter Non-Inverted Data Input	3A	
75	CML-I	Tx5n	Transmitter Inverted Data Input	3A	
76		GND	Ground	1A	1
<p>Note 1: QSFP-DD uses common ground (GND) for all signals and supply (power). All are common within the QSFP-DD module and all module voltages are referenced to this potential unless otherwise noted. Connect these directly to the host board signal-common ground plane.</p>					
<p>Note 2: VccRx, VccRx1, Vcc1, Vcc2, VccTx and VccTx1 shall be applied concurrently. Requirements defined for the host side of the Host Card Edge Connector are listed in Table 7. VccRx, VccRx1, Vcc1, Vcc2, VccTx and VccTx1 may be internally connected within the module in any combination. The connector Vcc pins are each rated for a maximum current of 1000 mA.</p>					
<p>Note 3: All Vendor Specific, Reserved, No Connect and ePPS (if not used) pins may be terminated with 50 Ohms to ground on the host. Pad 65 (No Connect) shall be left unconnected within the module. Vendor specific and Reserved pads shall have an impedance to GND that is greater than 10 kOhms and less than 100 pF.</p>					
<p>Note 4: Plug Sequence specifies the mating sequence of the host connector and module. The sequence is 1A, 2A, 3A, 1B, 2B, 3B. (see Figure 2 for pad locations) Contact sequence A will make, then break contact with additional QSFP-DD pads. Sequence 1A, 1B will then occur simultaneously, followed by 2A, 2B, followed by 3A, 3B.</p>					





Figure2. Electrical Pin-out Details

ModSelL Pin

The ModSelL is an input signal that shall be pulled to Vcc in the QSFP-DD module. When held low by the host, the module responds to 2-wire serial communication commands. The ModSelL allows the use of multiple QSFP-DD modules on a single 2-wire interface bus. When ModSelL is “High”, the module shall not respond to or acknowledge any 2-wire interface communication from the host.

In order to avoid conflicts, the host system shall not attempt 2-wire interface communications within the ModSelL de-assert time after any QSFP-DD modules are deselected. Similarly, the host must wait at least for the period of the ModSelL assert time before communicating with the newly selected module. The assertion and de-asserting periods of different modules may overlap as long as the above timing requirements are met.

ResetL Pin

The ResetL signal shall be pulled to Vcc in the module. A low level on the ResetL signal for longer than the minimum pulse length ($t_{\text{Reset_init}}$) initiates a complete module reset, returning all user module settings to their default state.

LPMODE Pin

LPMODE is an input signal. The LPMODE signal shall be pulled up to Vcc in the QSFP-DD module. LPMODE is used in the control of the module power mode. See CMIS Section 6.3.1.3.

ModPrsL Pin

ModPrsL shall be pulled up to Vcc Host on the host board and pulled low in the module. The ModPrsL is asserted “Low” when the module is inserted. The ModPrsL is deasserted “High” when the module is physically absent from the host connector due to the pull-up resistor on the host board.

IntL Pin

IntL is an output signal. The IntL signal is an open collector output and shall be pulled to Vcc Host on the host board. When the IntL signal is asserted Low it indicates a change in module state, a possible module operational fault or a status critical to the host system. The host identifies the source of the interrupt using the 2-wire serial interface. The IntL signal is deasserted “High” after all set interrupt flags are read.

Power Supply Filtering

The host board should use the power supply filtering shown in Figure 3.




Figure 3. Host Board Power Supply Filtering

Diagnostic Monitoring Interface

Digital diagnostics monitoring function is available on all FluxLight QSFP DD products. A 2-wire serial interface provides user to contact with module.

Memory Structure and Mapping

This limits the management memory that can be directly accessed by the host to 256 bytes, which is divided in Lower Memory (addresses 00h through 7Fh) and Upper Memory (addresses 80h through FFh).

A larger addressable management memory is required for all but the most basic modules. This is supported by a structure of 128-byte pages, together with a mechanism for dynamically mapping any of the 128-byte pages from a larger internal management memory space into Upper Memory the host addressable space.

The addressing structure of the additional internal management memory² is shown in Figure 8-2. The management memory inside the module is arranged as a unique and always host accessible address space of 128 bytes (Lower Memory) and as multiple upper address subspaces of 128 bytes each (Pages), only one of which is selected as host visible in Upper Memory. A second level of Page selection is possible for Pages for which several instances exist (e.g. where a bank of pages with the same Page number exists).

This structure supports a flat 256 byte memory for passive copper modules and permits timely access to addresses in the Lower Memory, e.g. Flags and Monitors. Less time critical entries, e.g. serial ID information and threshold settings, are available with the Page Select function in the Lower Page. For more complex modules which require a larger amount of management memory the host needs to use dynamic mapping of the various Pages into the host addressable Upper Memory address space, whenever needed.

Note: The management memory map has been designed largely after the QSFP memory map. This memory map has been changed in order to accommodate 8 electrical lanes and to limit the required memory space. The single address approach is used as found in QSFP. Paging is used in order to enable time critical interactions between host and module.

Supported Pages

A basic 256 byte subset of the Management Memory Map is mandatory for all CMIS compliant devices. Other parts are only available for paged memory modules, or when advertised by the module. See CMIS V4.0 for details regarding the advertisement of supported management memory spaces.

Support of the Lower Memory and of Page 00h is required for all modules, including passive copper cables. These pages are therefore always implemented. Additional support for Pages 01h, 02h and bank 0 of Pages 10h and 11h is required for all paged memory modules.

Bank 0 of pages 10h-1Fh, provides lane-specific registers for the first 8 lanes, and each additional bank provides support for additional 8 lanes. Note, however, that the allocation of information over the banks may be page specific and may not be related to grouping data for 8 lanes.

The structure allows address space expansion for certain types of modules by allocating additional Pages. Moreover, additional banks of pages.




Figure 5. QSFP DD Memory Map

Mechanical Dimensions




Figure 6. Mechanical Specifications

ESD

This transceiver is specified as ESD threshold 1kV for high speed data pins and 2kV for all other electrical input pins, tested per MIL-STD-883, Method 3015.4 /JESD22- A114-A (HBM). However, normal ESD precautions are still required during the handling of this module. This transceiver is shipped in ESD protective packaging. It should be removed from the packaging and handled only in an ESD protected environment.

Laser Safety

This is a Class 1 Laser Product according to EN 60825-1:2014. This product complies with 21 CFR 1040.10 and 1040.11 except for deviations pursuant to Laser Notice No. 50, dated (June 24, 2007).

Caution: Use of controls or adjustments or performance of procedures other than those specified herein may result in hazardous radiation exposure.

Licensing

The following U.S. patents are licensed by Finisar to FluxLight, Inc.:

U.S. Patent Nos: 7,184,668, 7,079,775, 6,957,021, 7,058,310, 6,952,531, 7,162,160, 7,050,720